Lead PCIe RTL Design Engineer

Job title: Lead PCIe RTL Design Engineer

Company: Cadence Design Systems

Job description: Design Engineer for PCIe IP development team. The role would include design and support of the RTL of the PCIe IP solution… of Cadence. BE/BTech/ME/MTech – Electrical / Electronics / VLSI with an experience as a design and verification engineer…

Expected salary:

Location: Bangalore, Karnataka

Job date: Sun, 15 May 2022 04:57:20 GMT

Apply for the job now!

Enter your email address:

Delivered by FeedBurner

Leave a Reply

%d bloggers like this: